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Abstract— Many critical design trade-offs of the Class-E power
amplifier (e.g power efficiency) are influenced by the switch on-
resistance and the value of dc-feed drain inductance. In literature,
the time-domain mathematical analyses of the Class-E power
amplifier with finite dc-feed inductance assume zero switch on-
resistance in order to alleviate the mathematical difficulties;
resulting in non-optimum designs.
We present analytical design equations in this paper for
Class-E power amplifier taking into account both finite drain
inductance and switch on-resistance. The analysis indicates the
existence of infinitely many design equations; conclusions include:
1) Class-E conditions (e.g. zero voltage and zero slope) can be
satisfied in the presence of switch-on resistance.
2) The drain-efficiency (η) of the Class-E power amplifier is
upper limited for a certain operation frequency and transistor
technology.
3) Using a finite dc-feed inductance instead of an RF-choke in
a Class-E power amplifier can increase η by ≈ 30%.
I. INTRODUCTION
The Class-E power amplifier (PA) has been very popular
due to it’s high efficiency and the simple circuit structure [1].
However, the ”finite dc-feed inductance” and the ”non-zero
switch on-resistance” significantly influence the performance
of the Class-E PAs [2]. To alleviate the analytical complexity,
theoretical analyses of the Class-E PA in the literature assumed
either non-zero switch-on resistance and infinite dc-feed in-
ductance (RF-choke) [3]- [7] or zero switch-on resistance and
finite dc-feed inductance [8]- [11].
It is well-known that using a finite dc feed inductance in-
stead of an RF-choke in Class-E has benefits [8], [9] including:
• a reduction in overall size and cost
• a higher load resistance for the same supply voltage and
output power; yielding more efficient output matching
networks
• larger switch parallel capacitor C (Fig.1a) for the same
supply voltage, output power and load; enabling higher
drain efficiency or higher frequency of operation.
In order to design Class-E PAs with optimum performance
an improved analytical model that takes into account both the
finite drain inductance and non-zero switch on-resistance is
therefore needed [2].
In [12]- [21] the switch on-resistance is taken into account
in the design of Class-E PAs. In [12], the shunt capacitor (C
see Fig.1b) is assumed to be disconnected at the switch turn-on
moment; which makes the analysis only an approximation. In
[13], the shunt capacitor voltage (VC(t)) is assumed to be zero
at the switch turn-off moment; which is not analytically exact
and can be accepted only for very small switch on-resistance
(Ron << R).
The analysis and the design approach given in [14] offers
no initial design guidelines, which tends to make it tedious
because of the inherently large number of iterations that are
required [5].
Moreover, the design methodologies presented in [15]- [20]
either relies on iteration [15]- [19] or assigning initial values
to some design variables [20]. In [21], an analytical solution
for a sub-class of Class-E PA 1 is presented.
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Fig. 1. (a) Single-ended Class-E PA (b) Model of Class-E PA with finite dc-
feed inductance and switch on-resistance (c) Normalized switch (transistor)
voltage and current for the model of Class-E PA
This paper presents an analysis (time domain) and design
equations for Class-E PAs with finite dc-feed inductance and
non-zero switch on-resistance. The analysis in this paper is
based on closed form expressions like those presented in [9]
and [10]2. The analysis yields analytical design equations that
show the relation between the various design parameters.
1The Class-E topology given in [21] assumes zero switch parallel capacitor;
which is only applicable for very dedicated technologies with very small
RonCout product, where Cout is the switch (transistor) output capacitance.
2In [9] and [10], the switch on-resistance is assumed to be zero.
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II. ANALYSIS OF CLASS-E POWER AMPLIFIER
A single ended switching PA topology is given in Fig.1a. For
correct input parameters and the circuit element values, the
circuit properly operates as a Class-E PA by satisfying the
following conditions (1) [9]:
VC(2π/ω) = 0 and
dVC(t)
dt
∣∣∣∣
t=2π/ω
= 0 (1)
A design set K = {KL,KC ,KP ,KX}(see Table-1) that
relates circuit element values to operating conditions such as
supply voltage, operating frequency and output power for the
switching PA in Fig.1b can be derived. In [9], an analytical
solution for K is given that enables infinitely many ideal
Class-E realizations, to be selected by one parameter q =
1
ω
√
LC
. In this paper, one more step is taken and the switch
on-resistance Ron is included in the analysis. As it is shown
(later) in this section the design set K can be expressed as a
function of only two parameters q and m = ωRonC both of
which are free design variables and can take any positive real
value.
KL = ωLR , KC = ωCR, KP =
POUT R
V 2DD
, KX = XR
Table 1: Design Set K for Class-E PA3
As mentioned, the analytical solution in [9] is extended to
cover Class-E PAs including RON in this paper.
A. Circuit Description and Assumptions
The circuit model of the Class-E PA is given in Fig.1b. For
the analysis and the derivations in this paper a number of
assumptions are made:
• the only real power loss occurs on R and Ron
• the switch (transistor) operates instantly with on-
resistance (Ron) and infinite off-resistance
• the loaded quality factor (QL) of the series resonant
circuit (L0 and C0) is high enough in order for the output
current to be sinusoidal at the switching frequency
• the duty cycle is 50%
Fig.1c shows the switching behavior and the switch definition
used: in the time interval 0 ≤ t < π/ω the switch is closed
and in π/ω ≤ t < 2π/ω it is opened. This switching repeats
itself with a period of 2π/ω.
B. Circuit Analysis
In the analysis, the current into the load, IR(t), is assumed
to be sinusoidal. Note that theoretically this occurs only for
infinite QL of the series resonant network consisting of L0
and C0. It is however a widely used assumption [8], [9], [12]
that simplifies analysis considerably:
IR(t) = IR sin(ωt + ϕ) (2)
In the time interval 0 < t < π/ω, the switch is closed. The
KCL at the drain node can be written as:
IL(t)− IS(t)− IC(t) + IR(t) = 0 (3)
3L0 and C0 seen in Fig.1 can be determined from the chosen loaded quality
factor (QL = ω0L0/R) where ω0 = 1/
√
L0C0.
Relation (3) can be arranged in the form of a linear, non-
homogenous, second order differential equation
C
d2VCon(t)
dt2
+
1
Ron
dVCon
dt
− VDD − VCon
L
−ωIR cos(ωt + ϕ) = 0 (4)
which has as solution
VCon =
(
q4 sin (ωt + ϕ)m +
(−q2 + q4) cos (ωt + ϕ)) pVDD
1 + (m2 + 1) q4 − 2 q2
+VDD + eaωtCon2 + e
bωtCon1 (5)
where, a = −1+
√
1−4 q2m2
2m , b =
−1−
√
1−4 q2m2
2m and p =
ωLIR
VDD
. Con1 and Con2 follow from the continuity of the
capacitor voltage (C) and the inductor (L) current at the
switch-on moment.
In the time interval π/ω < t < 2π/ω, the switch is opened.
Then, in the Class-E PA the current through capacitance C is
IC(t) =
1
L
∫ t
π/ω
(VDD − VCoff (t)) dt + IL
(π
ω
)
+ IR(t) (6)
Relation (6) can be re-arranged in the form of a linear,
nonhomogeneous, second-order differential equation
LC
d2VCoff (t)
dt2
+ VCoff (t)− VDD − ωLIR cos(ωt + ϕ) = 0
(7)
which has as solution
VCoff (t) = Coff1 cos(qωt) + Coff2 sin(qωt) + VDD
− q
2
1− q2 pVDD cos(ωt + ϕ) (8)
Coff1 and Coff2 follow from the Class-E conditions (1).
It follows from (5) and (8) that VCon(t) and VCoff (t) can be
expressed in terms of VDD and ω hence be solved analytically
only if ϕ, q, p and m are known. The derivation of the four
parameters ϕ, p, q and m is the next step in the solution.
By using the continuity of the inductor current and the
capacitor voltage at the switch turn-off moment we can derive
two independent equations which can be shown to have the
same format:
fi(p, q, ϕ,m) = p
(
ai(q,m) cos(ϕ) + bi(q,m)sin(ϕ)
)
+
ci(q,m) = 0, where i = 1, 2.
The variables p and ϕ can be solved by using f1(p, q, ϕ,m)
and f2(p, q, ϕ,m) in terms of q and m as given in the appen-
dix. Here, q and m are free variables that can mathematically
take any positive real value.
C. Design sets for Class-E operation
The results of the mathematical derivation of the solutions
leading to Class-E operation can be used to derive an an
easy-to-use design procedure for Class-E PAs. Using the
result of the derivation for p(q,m) and ϕ(q,m), analytical
expressions for the design set K = {KL,KC ,KP ,KX} can
readily be derived.
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Fig. 2. (a) Design set K and drain efficiency (η) as a function of q for m = 0, 0.1, 0.2.
KL : follows from the principle of power conservation:
I2RR/2 + Pswitch = I0VDD (9)
In this relation, I0 is the average supply current:
I0 =
ω
2πRon
∫ π/ω
0
VCon(t)dt (10)
and,
Pswitch =
ω
2πRon
∫ π
w
0
(VCon (t))
2
dt
Substitution of (10) and p in (9) yields
KL(q,m) =
−(pVDDq)2mπ
ω
∫ π
w
0
(VCon(t)
2 − VDDVCon(t))dt
Since p and ϕ are all functions of q and m, KL(q) is a function
of e.g. only q and m.
KC: follows directly from the definition of q and KL:
KC(q,m) =
1
q2KL(q,m)
KP: can easily be found as a function of q and m by using
IR =
√
2POUT /R and the definition of p:
KP (q,m) = p(q,m)2/(2KL(q,m)2)
KX: can be derived using two fundamental quadrature
Fourier components of VC(t).
VR =
∫ π
ω
0
VCon(t)
π
sin(ωt+ϕ) dt+
∫ 2π
ω
π
ω
VCoff (t)
π
sin(ωt+ϕ) dt
VX =
∫ π
ω
0
VCon(t)
π
cos(ωt+ϕ) dt+
∫ 2π
ω
π
ω
VCoff (t)
π
cos(ωt+ϕ) dt
KX(q,m) = VX/VR
Drain efficiency(η): can be derived as a function of q and m.
η(q,m) = 1− Pswitch
VDDI0
= 1−
∫ π
w
0
(VCon(t)
2)dt
VDD
∫ π
ω
0
VCon(t)dt
We verified the given design equations in this paper by
simulating the model given in Fig.1b by transient and pss
Design Details RF-choke (q=0) finite (q=1.47) finite (q=1.78)
f (GHz), VDD(V), QL 2.4, 0.5, 10 2.4, 0.5, 10 2.4, 0.5, 10
POUT /PDC (mW) 10.6/22.2 11.8/17.0 12.1/15.2
m, Drain Efficiency(η) 0.1, 47.7% 0.1, 69.4% 0.1, 79.6%
L, LX (nH), C(pF) 20.29, 0.38, 2.59 0.72, 0, 2.82 0.4, - ,3.48
R(Ω), CX (nF) 3.06, - 19.47, - 5.06, 6.88
(W(u)/L(u)), KL (297/0.1), 100 (323/0.1), 0.56 (398/0.1), 1.19
KC ,KP ,KX 0.12, 0.12, 1.89 0.83, 0.78, 0 0.27, 0.20, -1.90
Technology 90nm CMOS 90nm CMOS 90nm CMOS
Table 2: Comparison and design summary of the three Class-E PA designs
for m = 0.1 and q = 0, 1.47, 1.78 in CMOS 90nm transistor technology
(periodic steady state) simulations in spectre (cadence). Very
good agreement in the waveforms and the drain efficiency
are observed between the simulations and the theory with a
discrepancy of ≈ 2%; attributed to the finite value of QL = 10.
In theory, q can take any positive real number however, as
it is seen in Fig.2 KC , KP and η approach to zero for q > 2.
Therefore, the useful range of the analytical solution can be
assumed to be restricted to 0 < q < 2 in Class-E PA designs.
Similarly, as m increases KP and η drops as observed in Fig.2;
indicating the degradation in Class-E PA performance.
III. DESIGN EXAMPLES AND DISCUSSION
The analytical design equations reveal very important prop-
erties of the Class-E PAs. For example, we can express m ≈
βω where β = RonCout. β is a characteristic property of the
transistor technology used as a switch in Class-E PA design4.
For a certain operation frequency and transistor technology m
has a certain value. As it is seen in Fig.2, there is a maximum
efficiency level that could be achieved for a given m; showing
that the transistor technology and the frequency of operation
sets an upper limit for η of a Class-E PA.
The chosen value of q considerably influence η as observed
from Fig.2 and the simulation results given in Table-2. We
designed three Class-E PAs for an output power of 10 mW5.
Finite dc-feed Class-E PA(q=1.78) has η that is ≈ 30% higher
than RF-coke Class-E PA(q = 0); indicating how much η can
be influenced by the chosen design equations.
4In order to minimize Ron, maximum possible transistor size can be chosen
for which transistor output capacitance Cout = C.
5Slightly higher output power than 10 mW is attributed mostly to deviation
of transistor characteristic from an ideal switch behavior at high frequency.
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Although the Class-E PA(q = 1.47) has lower η than the
Class-E PA(q = 1.78) it’s load resistance(R) is ≈ 4 times
higher than that of the Class-E PA(q = 1.78); which is very
advantageous for low supply voltage - high output power
Class-E amplifiers6
The Class-E PA(q = 1.78) can be used for low power
applications (e.g. wireless sensors) where the transmit power
levels are low ≈ (1−3)mW [22] and high efficiency is crucial.
If the Class-E PA(q = 1.78) is designed for an output power of
1 mW , it needs R ≈ 50 Ω; meaning that a matching network
between the PA and the antenna is not needed.
IV. CONCLUSION
In this paper, we present a time domain analysis and
closed form analytical design equations for Class-E power
amplifiers with finite dc-feed inductance and non-zero switch
on-resistance. Important outcomes of the analysis include:
1) Class-E conditions (e.g zero voltage and zero slope) can
be satisfied in the presence of the switch on-resistance.
2) Drain efficiency (η) for Class-E PAs is upper limited by
the transistor technology and the operation frequency.
3) Using a finite dc-feed inductance instead of an RF-
choke in Class-E PAs increases η. Depending on the transistor
technology and the operation frequency the increase in η can
be as high as ≈ 30%.
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APPENDIX I
In this section the solution for p and ϕ in terms of q and
m are given7.
7Two roots exist for p and ϕ. The second root is p′=-p and ϕ′ =
arctan (−h2g3 + h3g2,−g1h3 + g3h1). Both roots result in the same K.
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